

Optimize Power of CMOS Multiplexer based NOR Gate using Sleepy Stack Technique

Er. PriyaVerma¹, Dr. MukeshTiwari ²

¹Department of Electronics & Communication Engineering, Sri Satya Sai University of Technology and Medical Sciences, Sehore(M.P.)

E-mail: priyaraiput22dec@gmail.com.

²Professor, School of Engineering Sri Satya Sai University of Technology & Medical Sciences, Sehore (M.P)

E-mail: mukeshitiwari79@yahoo.co.in

Abstract: - In Deep Submicron CMOS digital circuits, analytical analysis of circuit performances, such as the power dissipation and delay, is an important issue. The speed and power consumption trade off against each other. In general, if the speed has top priority, the threshold voltage is reduced and the supply voltage is increased; if the power dissipation has top priority, the threshold voltage is increased and the supply voltage is decreased. In this paper, the analysis of CMOS multiplexer based NOR gate using different technique. To survey the various existing research works that are relevant to the proposed research work such as sleepy stack, dual stack, zigzag, forced stack etc. To analyze the power gating and multi-threshold CMOS circuits, input vector control and data driven clock circuits that are relevant to the proposed sleepy stack technique. The CMOS circuit is implementing DSCH and draw the layout of MICROWIND software.

Keywords: CMOS, NOR Gate, Sleepy Stack, DSCH, MICROWIND

I. INTRODUCTION

The technological innovations show a very high growth rate, which develop highly sophisticated computing devices with the feature of processing them by the user from the place wherever they want. In addition, the users require very high speed operation and also expect the devices must be low-priced. These requirements have some constraints regarding the size and power consumption of the devices. The portable and high-speed devices like cell phones, laptop requires lower power consumption circuits [1, 2]. The modern cell phones transmit the voice along with the data. They require complicated video processing methods and speech recognition algorithms. Hence, these processes like video compression and decompression, speech compression, accessing the multimedia files consume more power than the devices not having these features [3]. The size reduction of the circuit leads to the high-density package and hence the overriding problem occurs with the transistors. It is not a feasible solution to merely reduce the size for attaining low power consumption in electronic circuits. Therefore a highly efficient architecture is required to fabricate the modern electronic devices low power consumption. Very Large Scale Integration (VLSI) is a technology used to fabricate the devices with less size and less weight. Much architecture has been developed in VLSI technology to obtain less weight and high speed devices with low power consumption [4, 5].

Since the modern electronic devices like computers, laptops, mobile phones need to perform highly complex operations; their processing speed and the battery lifetime must be high. When performing the multi-operations at a time, the battery power drains and also the device gets heated. So the devices must be fabricated with the circuits requiring less power. Since the power dissipation of the circuit varies in proportion with the supply voltage, the supply voltage must be made low in order to reduce the power dissipation problem. In contrary, while decreasing the supply voltage, the speed of the logic circuit decreases. Hence, to overcome this adverse process, the threshold voltage is made low [6]. But this process results in more leakage or standby power dissipation because of the sub threshold current flow through the MOSFETs. Even the presence of very low threshold switches can cause the standby leakage power. As a result, one needs to compute the power dissipation in a circuit by considering not only the dynamic power, also the standby power dissipation. Many methods have been proposed to lower the leakage power in low threshold devices by making changes at the circuit level and process level [7, 8].

II. LEAKAGE POWER

Total leakage current of n-MOSFET in off-state is given as the summation of various leakage currents such as Sub-threshold leakage current (ISTH), band-to-band tunneling leakage current (IBBT), gate-induced drain leakage current (IGID), gate-to-bulk oxide tunneling leakage current (IGB), drain-to-oxide tunneling leakage current (IDG). IBBT and IGID has two components. They are drain-to-bulk and source-to-bulk reverse-bias p-n junction leakage currents.




Figure1:Standbyleakagecurrent ofMOSFET

The MOSFET is said to be in off-state when it is working below the threshold voltage, (gate-to-source voltage, $V_{GS}=0$). Still a small amount of current passes through the device in off-state which causes significant power dissipation in the device. So it is very essential to select the value for sub-threshold leakage current (I_{STH}). I_{STH} is the weak reverse conduction current and controlled by the diffusion current passing across drain and source when V_{GS} is less than V_{th} [11]. The electric field intensity across the depletion region becomes high due to the raise of I_{BBT} caused by heavy doping of Source/drain and substrate region. If this electric field becomes greater than 106 V/cm, the voltage drop across the junction is greater than the silicon band-gap and hence the enormous amount of I_{BBT} passes across substrate junctions [12]. As said in the above section, I_{GID} is due to the I_{BBT} in the high field depletion region in the gate-drain overlap region. The depletion region is formed by biasing drain at supply voltage (V_{dd}) and gate at 0V. Similar to I_{BBT} large amount of I_{GID} passes across drain-to-substrate junctions because of band rotation, when the high electric field is created in the narrow depletion region due to reverse bias between channel and drain.

III. PROPOSED METHODOLOGY

However, separated transistors shows more delay and restrict the usefulness of the technique. The sleepy stack method conjoins the sleep and stack techniques. Similar to the stack technique, the sleepy stack splits the normal transistors into two half sized transistors. Afterwards sleep transistors are inserted in parallel with any of these separated transistors. In sleep state, sleep transistors are switched off and stacked transistors suppress leakage current in saving mode. Each sleep transistor cuts down the resistance of the path, and therefore the delay is reduced during active state. However the efficiency attained with this approach is only 30%. However, a penalty is a significant matter for this approach since every transistor is replaced by three transistors and since additional wires are added for S and S' , which are sleep signals.




Figure2:SleepyStackapproach

In sleep mode, both the sleep transistors are kept off and one of the transistors in across with the sleep transistors is connected with the suitable power rail. In the sleep approach, zigzag approach, sleepy stack approach and leakage feedback approach, dual V_{th} method can be employed to get greater leakage power reduction. High value of threshold voltage causes less leakage and less performance, hence high threshold voltage is given to the leakage reduction transistors only, which are sleep transistors, and low threshold voltage is given to the other transistors to preserve logic performance. The delay is reduced in this technique and the drawback is the requirement of large space.

IV. SIMULATION RESULTS

The proposed methodology is a sleepy keeper approach to reduce for power consumption. Here, the power consumption is observed by employing the DSCH and MICROWIND tool.




Figure 3: Block diagram

The Figure 4 inference the digital schematic diagram for basic NOR gate using microwind tool.




Figure 4: Basic NOR gate

The Figure 5 inference the digital schematic diagram for stack approach NOR gate using microwind tool.




Figure 5: NOR gate using stack approach

TheFigure6 inferencethepower utilizedbybasicNORgateusingmicrowindtool.



Figure6:PowerutilizedbybasicNORgate



Figure7:Powerutilizedbydual stackapproachNAND gate

TheFigure8 inferencethepowerutilizedbyzigzagapproachNOR gateusingmicrowindtool.



Figure8:Power utilizedbyzigzagapproach NORgate

TheFigure9 inferencethepowerutilized bysleepystackapproachNORgateusing microwind tool.



Figure9:Power utilizedbysleepystackNORgate

Table 1 represents the NOR gate using different methods. The basic NOR gate provide a power of 1437 nW,Zigzag method provide a power 1374 nW, Stack method provide a power 1397 nW, Dual Stack method provideapower1250nWandSleepyStackmethodprovideapower706nWFig.10showsthegraphicalrepresentationof hecomparisonmethod.

Table1:ComparisonofpowerutilizationofNORgateusing variousmethods

Method	Power(uW)	
	PreviousSaiSrinivas Chandraetal.[1]	ProposedMethod
BasicNORGate	1892 nW	1437nW
ZigzagMethod	1782 nW	1374nW
StackMethod	1626 nW	1397nW
DualStackMethod	1472 nW	1250nW
SleepyStackMethod	902.3nW	706nW




Figure10:GraphicalRepresentof NORGate

V. CONCLUSION

Due to the stacking effect, the sub threshold leakage over a logic gate be subject to on the applied input vector. This tends to create the total leakage current of a circuit in need of on the states of the primary inputs. The most straightforward way to determine a low leakage input vector is to compute every combination of primary inputs. For a circuit with primary inputs, there are combinations for input states. Owing to the exponential difficulty with respect to the number of primary inputs, like exhaustive method is limited to circuits with a small number of primary inputs. Meant for large circuits, a random search-based procedure can be used to observe the best input arrangements. This method includes producing a numerous primary inputs, appraising the leakage of each input, and possession track of the best vector providing the minimal leakage current.

VI. LIST OF ABBREVIATION

S.No	Abbreviation	Definition
1	MOSFET	Metal Oxide Semiconductor Field-Effect Transistor
2	SCE	Short Channel Effect
3	CMOS	Complementary Metal Oxide Semiconductor
4	NAND	NOT AND
5	DSCH	Digital Schematic Circuit Designing software
6	MOS	Metal Oxide Semiconductor
7	ITRS	International Technology Roadmap for Semiconductors
	SPD	Static power dissipation
9	DPD	Dynamic power dissipation
10	ScPD	Short circuit Power Dissipation
11	PMOS	p-channel Metal Oxide Semiconductor
12	NMOS	n-channel Metal Oxide Semiconductor

DECLARATIONS

1. Funding Declaration

I, Priya Verma, first author of the research paper, hereby declare that I did not receive support from any organization for the submitted work. No funding was received to assist with the preparation of this.

2. Data Availability Declaration

I, hereby declare that this research paper is a part of dissertation of my Ph.D. So complete data can be accessed after completion of it.

3. Competing Interest Declaration

I, hereby declare that I have no competing interest that could appear to influence the work reported in this paper.


4. Consent to publish Declaration

“Not Applicable”

5. Author's Contribution

Study conception and design: Priya Verma; Data collection: Dr. Mukesh Tiwari; Analysis and interpretation of results: Dr. Mukesh Tiwari, Er. Priya Verma; Draft manuscript preparation: Er. Priya Verma. Both authors reviewed the results and approved the final version of the manuscript.

First Author: Priya Verma



ACKNOWLEDGEMENT

We would like to thank Dr. Lalit Mohan Choudhary, Assistant Professor, SSSUTMS, Sehore for providing us with his guidance and support during our research.

REFERENCES

- [1] Sai Srinivas Chandra, R. Jagadeesh Kannan, B. Saravana Balaji, Sreehari Veeramachaneni & Sk. NoorMahammad, "Efficient design and analysis of secure CMOS logic through logic encryption", ScientificReport(Scopus), Nature, 2023.
- [2] A. Gupta, M. K. Singh, R. Jaiswal, D. Goel and K. Singh, "Standard Cell Library Design of 2:1 Mux Using 45nm Technology", International Conference on Next Generation Electronics (NEleX), Vellore, India, pp. 1-5, 2023.
- [3] R. Singh and A. Kumar, "Design and analysis of a low power high speed full adder using 2x1 multiplexer," IEEE North Karnataka Subsection Flagship International Conference (NKCon), Vijaypur, India, pp. 1-7, 2022.
- [4] M. Sivasakthi and P. Radhika, "A High-Speed MCML Logic Gate and Multiplexer Design in 45 nm CMOS Technology," Fourth International Conference on Emerging Research in Electronics, Computer Science and Technology (ICERECT), Mandya, India, pp. 01-05, 2022.
- [5] K. Rajashekhar, Kiladibaboji and K. Mohana Leela, "Leakage Power, Current and Delay Analysis of Stack ONOFIC Based CMOS Circuits", International Conference on Advances in Computing, Communication and Applied Informatics (ACCAI), IEEE 2022.
- [6] D. R. Florance and B. Prabhakar, "Design of FinFET and GnrFET Based Full Adder Cell Using Multiplexer Selection Logic", 2022 4th International Conference on Smart Systems and Inventive Technology (ICSSIT), pp. 741-747, 2022.
- [7] H. You J. Yuan Z. Yu and S. Qiao "Low-Power Retentive True Single-Phase-Clocked Flip-Flop With Redundant-Precharge-Free Operation" IEEE Transactions on Very Large Scale Integration (VLSI) Systems vol. 29 no. 5 pp. 1022-1032 May 2021.
- [8] Ritesh Ray Chaudhuri William Simpson Michael Hurt and John Lee "Dashboard for CMOS (Complementary metal oxide semiconductor) Parametric Yield and Performance Monitoring in Semiconductor (SC) Manufacturing" 2021 32nd Annual SEMI Advanced S.C Manufacturing Conf. (ASMC) 2021.
- [9] Laxmi Kumre, Bhavana P Shrivastava and Neeraj Rai, "Comparative Analysis of CMOS Inverter For Low Leakage Power", International Journal Of Scientific & Technology Research Volume 8, Issue 09, September 2019.
- [10] Xiaoke Tang Xu Hu Yapeng Zhang Yi Hu and Xi Feng, "An Analysis of Power Dissipation Analysis and Power Dissipation optimization Methods in Digital Chip Layout Design", IEEE 19th International Conf. on Comm. Tech. (ICCT) 2019.
- [11] S. Thayaparan and G.W.G.K.N. Udayanga "Minimum leakage vector with sparse power gating - a combinational approach for standby leakage power reduction in CMOS (Complementary metal oxide semiconductor) circuits" 2019 IEEE International Circuits and Systems Symposium (ICSSS) 2019.
- [12] R. Rao R. Katreepalli and E. R. Thuraka, "Design of general purpose microprocessor with an improved performance self-sleep circuit", International Conf. on Smart Systems and Inventive Tech. (ICSSIT) 2018.
- [13] S. Chaudhary and R. Lorenzo "Low leakage and minimum energy consum. in CMOS (Complementary metal oxide semiconductor) logic circuit" International Conf. on Electro. Design Comp. Netw. & Automated Verifi. (EDCAV) Jan. 2015.
- [14] A. Nunez and B. S. Deepak Subramanyan "Analysis of subthreshold leakage reduction in CMOS (Complementary metal oxide semiconductor) digital circuit" Proc. 13th NASA VLSI Symp. June 2007.
- [15] Abdollahi, A, Fallah, F & Pedram, M., "Leakage current reduction in CMOS VLSI circuits by input vector control", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, no. 2, pp. 140-154, 2004.
- [16] Anis, M, Mahmoud, M, Elmasry, M & Areibi, S, "Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique", in Proceedings of the 39th Annual Design Automation Conference, ACM, pp. 480-485, 2002.

- [17] Behradfar, A, Zeinolabedinzadeh, S & HajSadeghi, K, "A clock boosting scheme for low voltage circuits", 15th IEEE International Conference on Electronics, Circuits and Systems, pp.21-24, 2008.
- [18] Brandt, J, Schneider, K, Ahuja, S & Shukla, SK, "The model checking view to clock Stating and operand isolation", Proceedings of the 10th International Conference on Application of Concurrency to System Design (ACSD), IEEE, pp.181-1, 2010.
- [19] Keskin, M, "A low-voltage CMOS switch with a novel clock boosting scheme", IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 52, no.4, pp.185-188, 2005.
- [20] Kim, KK & Kim, YB, "A novel adaptive design methodology for minimum leakage power considering PVT variations on nanoscale VLSI systems", IEEE Transactions on Very Large Scale Integration (VLSI) systems, vol. 17, no. 4, pp.517-528, 2009.
- [21] Koppanalil, J, Yeung, G, Driscoll, DO, Householder, S & Hawkins, C, "A 1.6 GHz dual-core ARM Cortex A9 implementation on a low power high-K metal gate 32nm process", Proceedings of the International Symposium on VLSI Design, Automation and Test (VLSI DAT), IEEE, pp.1-4, 2011.
- [22] Narendra, S, De, V, Antoniadis, D, Chandrakasan, A & Borkar, S, "Scaling of stack effect and its application for leakage reduction", in Proceedings of the International Symposium on Low Power Electronics and Design ACM, pp. 195-200, 2001.
- [23] Neau, C & Roy, K, "Optimal body bias selection for leakage improvement and process compensation over different technology generations", in Proceedings of the International Symposium on Low Power Electronics and Design ACM, pp. 116-121, 2003.

Author's Biography

	Er. Priya Verma was born in Bhopal, India, in 1987. She received the Bachelor of Engineering Degree in Electronic and Communication Engineering from R.G.P.V. University, Bhopal in 2010 and her M.Tech degree from the same University in 2014 in VLSI Design and pursuing her Ph.D. degree in Electronics & Communication Engineering from SSSUTMS, Sehore. She had been Faculty of engineering students in the college BIET, Jhansi two years and Bundelkhand University for two years. Her current research interest includes multiplexers, logic gates, VLSI design. She can be contacted at email id: priyarajput22dec@gmail.com.
	Dr. Mukesh Tiwari is Professor at School of Engineering Sri Satya Sai University of Technology & Medical Sciences, Sehore (M.P). He received the Bachelor of Engineering Degree in Electronic and Communication Engineering in 2001 and his M.Tech degree in 2009 in Digital Communication & his Ph.D. degree in Electronics & Communication Engineering in 2018 from R.G.P.V. Bhopal. His Areas of Research Interest are Image Processing, Wireless Communication Systems and Secure Transmissions. He can be contacted at email id: mukeshtiwari_79@yahoo.co.in.